Transistors (TFETs) has already been done. However this is limited to device performance analysis. Evaluation of circuit performance is a topic that is very little touched. This is due to the non availability of compact models of TFETs in the commercial simulator. We generate the TFET model by using the model editor in Cadence OrCAD V16.0. In this paper for the first time we perform the circuit analysis of Extended Channel Tunnel Field Effect Transistors (Extended Channel TFETs), we test them over basic digital circuit. Before that we perform device analysis of double gate extended channel TFETs, extended channel has been tried before on SOI TFETs, we try it for the first time on double gate Si 1-x Ge x TFETs. We even look at the effect of introducing Si layer. The performance of this device is compared for different Ge mole fraction and also with MOSFETs.
I. Introduction
Extensive simulation and experimental work on Tunnel Field Effect Transistors (TFETs) have proved that it perform better than conventional MOSFETs counterparts in terms of lower power consumption (dynamic and leakage), higher I on /I off ratio, steeper subthreshold swing, and their scaling is not limited by the quantum mechanical effect unlike the MOSFETs [1] - [10] . Basically TFETs consumes low power compared to conventional MOSFETs. It works on the principle of band to band tunneling, from the valence band in source side to the conduction band in channel side [1] . The probability of tunneling increases with increase in the gate voltage. Use of SiGe layer in the source side of tunnel FETs to increase the ON current has already been proposed [9] - [12] . Similarly the use of high-k dielectrics (ε ox =kε o , where ε o =8.85×10-14 F⁄cm) like HfO2 (Relative Dielectric Constant (k) =22) and double gates have also helped in increasing the ON current of TFETs [1] - [3] . Increasing Ge mole fraction in SiGe layer leads to higher ON current by reducing the tunneling barrier due to lower band gap of SiGe [9] throughout the body. However with increasing Ge content the I off of such TFETs also increases proportionally which counteracts its advantage. A way to tackle this problem was proposed in [13] and was very nicely demonstrated by experimental results. However it dealt with SOIs and SiGeOIs. In our paper for the first time we provide a full insight on the use of this technique (extended channel) in double gate Si 1-x Ge x tunnel FETs and then perform circuit simulation of these TFETs. Double gate has the advantage of increased I on over SOI. We also optimize length of the extended channel and the Si layer which was used to further improve the performance. We compare extended tunnel FETs with different Ge mole fraction on the grounds of I on /I off ratios, subthreshold swing etc. We also compare the performance of these TFETs with MOSFETs of similar dimension and identical threshold voltage. In later section we model tunnel FETs and use them in some basic digital circuits. We compare performance of these tunnel FETs for various Ge mole fraction and also compare them with corresponding MOSFETs.
II. Device Structure and Simulation
A tunnel FET is basically a P-I-N junction device. In case of N-channel TFET (NTFET) [1] N + side serving as drain, P + side as source and the channel in the intrinsic region, lightly doped P-type material. Gates are there on top of intrinsic region with a dielectric in between. In case of extended channel tunnel FETs (Extended Channel TFETs) the gate does . Gaussian profile is used in the source and drain region. The source region is P + doped with peak density of 10 20 cm -3 and with characteristic length of 0.55 nm. The drain region is N + doped with peak density of 10 18 cm -3 and characteristic length of 0.55 nm. For a P-channel TFET (PTFET) [6] drain region is heavily doped compared to source region. The source region is N + doped with peak density of 10 18 cm -3 and characteristic length of 0.55 nm. The drain region is P + doped with peak density of 10 20 cm -3 and with characteristic length of 0.55 nm. Optimum device parameters used in all the subsequent simulations are given in Table I . Metallic gate with work function 4.3eV is used in case of N-channel TFET. All simulations were carried out using Medici version Y-2006.06 [14] . A band to band tunneling model was used to account for the tunneling. In all the semiconductor regions where the current continuity equations are solved band-to-band tunneling generation is computed [14] . The drift diffusion model for current transport is used. A PTFET also has similar structure with N + doped region being the source and P + doped region as drain. 
III. Operation
As the name suggests, a tunnel FET works on the principle of electron tunneling. Fig. 2 shows the ON and OFF state diagram of a simple TFET with Ge mole fraction of 0.8. As clear from the on state diagram, tunneling occurs at the source -channel junction as soon as the tunneling barrier reaches below required minimum. The tunneling current depends on the probability of electron tunneling from valence band in the source side to the conduction band in the channel. More the probability of tunneling more is the current. Among various other factors tunneling probability is dependent on the tunneling width as shown in Fig. 2 . Tunneling width will decrease as we decrease the band gap and hence it will increase the tunneling probability. Therefore SiGe with high Ge content has higher tunneling probability due to lower band gap. Equation (1) governs the tunneling current in a tunnel FET [15] . To compare between the extended channel TFET and the conventional TFET we look at the OFF state diagram of both devices in Fig. 3 for Ge mole fraction of 0.8. In a conventional tunnel FET as we increase the Ge mole fraction the tunneling barrier in the OFF state at the drain-channel junction decreases resulting in high OFF current [9] - [11] . From Fig. 3 we see that this drain-channel tunneling barrier is 0.01 µm for conventional tunnel FET. However with the introduction of extended channel we are able to increase this tunneling barrier to 0.02 µm and hence we are able to reduce the electric field near the drain-channel junction [12] . This result in a lower OFF current compared to normal tunnel FET. Before moving on to studying the characteristics of extended channel tunnel FET we look at the optimized channel length to get the desired performance. Because we are introducing the extended channel to improve the OFF current, we look at the variation of this OFF current with length of extended channel. Fig. 4 shows the effect of variation of an extended channel length on OFF current. Clearly the OFF current saturated to a minimum for an extended channel length of 30nm. To keep the device dimension minimum we choose extended channel length of 30nm for subsequent simulations. In the next section we present the simulation result for optimized tunnel FET. 
IV. Simulation Results
In this section we will be comparing various characteristics of our extended channel TFET.
A. Transfer Characteristic
First we compare the I DS -V GS characteristic of conventional FET and extended channel TFET for Ge mole fraction of 0.8 for both case in Fig. 5. Fig. 6 compares the I DS -V GS curves of extended channel tunnel FETs for various Ge mole fractions. Clearly increasing Ge mole fraction decreases the tunneling width due to decreasing band gap and hence increases the drain current. ON current (at V GS = 0.5 V, V DS = 1 V) is 2.66×10 -5 A/µm for Ge=0.8 compared to 2.029×10 -7 A/µm for pure silicon. Increasing mole fraction of Ge also increases the OFF current. OFF current is 1.09×10 -12 A/µm for Ge=0.8 which is much higher than the OFF current value of 1.9×10 -18 A/µm for pure silicon. Fig. 7 compares the OFF current of conventional and extended channel tunnel FET for various Ge mole fractions. Cleary extended channel tunnel FETs have advantage over normal tunnel FETs at higher Ge mole fraction. OFF current of normal TFET is 1.8×10 -8 A/µm for Ge=0.8 compared to 1.09×10 -12 A/µm for extended channel tunnel FET. As discussed earlier this is due to their larger tunneling width at drain-channel junction and hence reduced OFF current as clear from the figure. 
B. Threshold Voltage
We define threshold voltage as the gate voltage at which drain current is equal to 10 -7 A/um. As we see in Fig. 9 the threshold voltage decreases with increasing Ge mole fraction. This is due to the increasing current of the extended TFET with increasing Ge mole fraction. Threshold voltage is 0.18 V for extended TFET with Ge=0.8 compared to 0.46 V for pure silicon (gate work function = 4.3eV). This threshold voltage is also dependent on the work function of the gate. Fig. 10 shows the threshold variation with gate work function for an extended channel tunnel FET with Ge=0.8. Gate Workfunction (eV) Fig. 9 Threshold voltage versus Ge composition for extended channel TFETs. As clear from the figure threshold voltage decreases with decreasing work function. Desired threshold voltage can be set for a given device by adjusting the workfuction of gate. However the subthreshold current must be kept in mind.
C. Subthreshold Swing
We now compare the performance of MOSFETs and TFETs in term of subthreshold swing for different germanium mole fraction. We however do not look at the variation of subthreshold swing with Ge mole fraction as MOSFETs and TFETs behave differently with varying Ge mole fraction. Performance of MOSFETs is limited by their 60mv/decade subthreshold swing. TFETs show a subthreshold swing below 60mV/dec thus making them a better switching device [1] . We take the definition of average subthreshold swing as given in equation (2) [15] . Here V t is threshold voltage, V off is the voltage at which TFET is OFF. I vt is the drain current at threshold (10 -7 A/µm in our case) and I off is the current in OFF state. Fig. 11 shows variation of subthreshold swing calculated using above formulae with Ge mole fraction for an extended channel TFET and a similar dimension MOSFET with their threshold voltage matched. Clearly TFETs show much lower subthreshold swing compared to MOSFETs (for Ge=0.8, subthreshold swing is 24 mV/Dec for TFET compared to 92 mV/Dec for MOSFET) and this subthreshold swing decreases with increasing Ge mole fraction but saturates after Ge=0.5 as the effect due to decreasing V t is compensated by increasing OFF current.
D. Introduction of Si layer
Moving towards further decreasing the OFF current, we introduce a layer of silicon at the drain-channel interface in a SiGe TFET with high Ge mole fraction. Fig. 12 shows the new structure. This is similar to what was done in SiGeOI [13] . We try the same thing in a double gate extended channel tunnel FET. The combined effect of extended channel and Si layer further decreases the off current of SiGe TFET while keeping the ON current same. The variation of I off with Si layer width is shown in Fig.13 for Ge mole fraction of 0.8. Care must be taken that Si layer does not extend till the source-channel junction as it will deteriorate the ON current in that case. The OFF current saturates to a minimum for a Si width of 0.8 nm. We select Si width of 1 nm for our simulations. 
V. TFET Modeling and Circuit Simulation
In the further sections whenever we talk about TFETs we refer to the extended channel TFETs (without Si layer). We move towards analyzing the circuit performance of TFETs in terms of their power dissipation and delay. We use 
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Cadence OrCAD V16.0 [17] . However before that we must have appropriate models of TFETs so that their circuit can be simulated. Since the commercial circuit simulators don't provide us with compact model of TFET we have to generate it by ourselves. For this purpose we use the model editor available in OrCAD V16.0. Now, TFETs like MOFETs are three terminal devices, namely the source, drain and gate. With the help of curve fitting capability of model editor we fit the current-voltage, transconductance and capacitance curves of a MOSFET to that of a TFET. The corresponding values for extended TFET were extracted using the device simulator (Medici version Y-2006 .06) and then fed in corresponding tables and then the curves were generated. The various curves that we got show good resemblance with the original device curves in the area of interest. Thus this MOSFET model with its curves fit to that of extended channel TFET was used for circuit simulation using OrCAD PSpice. From now on we call it as the TFET model. Now the circuits in hand have both the P-channel TFET and N-channel TFET. The current voltage characteristic of these devices should be matched for best performance of circuits. Now a PTFET is similar to NTFET but with P + side as drain and N + side as source, and N + side heavily doped compared to P + side [6] . Unlike NTFET, the threshold voltage of PTFET decreases with increasing gate work function. Thus the threshold voltage and the doping level are adjusted to make the current-voltage characteristic of PTFET and NTFET symmetric. Fig. 15 shows one such match for SiGe PTFET and NTFET with Ge mole fraction of 0.8. Thus models of PTFETs and NTFETs were generated for various Ge mole fractions (0, 0.2, 0.4, 0.6, 0.8 and 1). And these models were then used for circuit simulation. The circuits that are analyzed are loaded inverter, NAND gate and NOR gate and 5 stage ring oscillator. The next section compares the circuit performance of TFETs with different Ge mole fraction and also compares them with corresponding similar dimension double gate MOSFET [18] . The threshold voltage of MOSFETs and TFETs are also kept the same for fair comparison.
VI. Circuit Simulation Results
The models of tunnel FETs were used in simulation of simple inverter, NAND gate, NOR gate and 5 stage ring oscillator. The performance of circuits was evaluated on the grounds of dynamic power, leakage power and delay. All the circuit simulations are done at V DD = 0.5 V. The inverter, NAND gate and NOR gate were loaded with a 1pF load (much greater than internal capacitances).
A. Delay
A very general expression for dependence of delay on various parameters in a digital circuit is given by equation (3). Clearly delay depends on both total output capacitance and current. Since for the case of inverter, NAND and NOR gate we use a load capacitance which is much greater than internal capacitances (for both MOSFET and TFET). For instance load capacitance is 1pf compared to output internal capacitance of ~1 fF for a complete Ge TFET. Therefore total capacitance is constant for different devices and is nearly independent of the internal capacitance. Hence the delay is only dependent on current. However for a ring oscillator there is no external capacitance therefore the capacitance in delay expression changes for different devices hence delay is dependent on both capacitance (internal) and current. The γ is proportionality constant. .
= .
C apac D elay γ C urrent Table I . Parameters for NTFET same as in Table I . Fig. 18 . In this case the delay is dependent on both the internal capacitance and the current, since there is no load capacitance. For a 5 stage ring oscillator the TFETs outperform MOSFETs, since in MOSFETs increase in current is compensated by the increasing capacitance hence their delay is more compared to TFET circuit. However among TFETs for different Ge mole fraction the delay of 5 stages ring oscillator decreases with increasing Ge mole fraction because the increase in current is more compared to the increase in capacitance.
B. Dynamic power
Dynamic power is the power dissipated during the switching from ON state to OFF state and vice versa. Fig.19 compares the dynamic power dissipated for a loaded inverter, NAND and NOR gate. Clearly dynamic power increases with increasing Ge mole fraction. Maximum dynamic power is given by equation (4) . Since maximum frequency is limited by delay. And delay is inversely proportional to current. Finally we arrive at equation (5) which is independent of capacitance. Hence the dynamic power dissipated increases with Ge mole fraction due to increase in current with Ge mole fraction. For instance dynamic power for inverter with Ge=0 is 6.6×10 -9 W compared to 8.4×10 -7 W for pure Ge inverter. Finally Fig. 21 compares the dynamic power dissipated in 5 stage ring oscillator for both MOSFET and TFET. For a ring oscillator also the dynamic power is more for MOSFET circuits since dynamic power is only dependent on current.
A. Leakage Power
Leakage power or static power is the power consumed by the circuit when it is not switching, i.e., when it is in steady state. Static power is mainly constituted by the OFF current or leakage current of the devices in circuits. We compare the static power dissipated by TFET circuits with that of MOSFET circuits in Fig. 22 . Clearly TFETs are extremely advantageous over MOSFETs when it comes to static power dissipation due to their very low OFF current compared to MOSFETs. However this OFF current in TFETs increases with increasing Ge mole fraction due to lower band gap of SiGe with high Ge content and hence the leakage power also increases with Ge mole fraction. 
VI. Conclusion
In this paper we show the advantages of extended channel SiGe TFET over normal double gate TFET. We were able to decrease the OFF current by gate under lap and thus were able to take advantage of the lower band gap of Ge to increase the ON current. We also studied various characteristics of this TFET and compared it with similar dimension MOSFETs. We then evaluated the circuit performance of these TFETs for various Ge mole fractions and also compared them with corresponding MOSFETs. We show that TFETs outperform MOSFETs in circuits with low driving load. However for a high load MOSFETs are advantageous in terms of delay. TFETs outscore MOSFETs in terms of leakage power in any circuit. Performance of TFETs can be improved further by using lower band gap materials and by finding ways to decrease the OFF current.
